4 this scheme has small hardware and time overhead and can tolerate up to n processor failures